In this paper, we present an automatic clock tree design (ACTD) 
Introduction
As digital Integrated Circuits (ICs) are driven at higher and higher clock frequencies, the need for a better clock net routing scheme has become essential. Just as the gate delays have become less significant than the routing delays in interconnects, the skew in clock pulse delivery also becomes ever more significant to system timing. Digital Equipment Corp. was shipping 500MHz microprocessors already in 1996. According to the National Technology Roadmap for Semiconductors (NTRS), high-performance microprocessor frequencies will exceed 1.5 GHz by 2006 [3] . There is less room for error when the clock period becomes small, so great care must be taken to deliver the clock pulse to all points. Therefore, for complex ASICs (or VLSI), circuit designers ensure proper timing by carefully planning and implementing the distribution of clocks throughout the circuit. This part of the design process is critical because poor clock distribution can cause a circuit to malfunction, especially because of problems caused by skew and latency. To minimize skew and latency, circuit designers create clock trees that balance delays and loads in the clock buffers.
A planar clock tree may be implemented on a single metal layer. Single-layer clock routing reduces the delay and attenuation through vias, as well as the sensitivity to process variation. When more metal layers become available, the top layer may be exclusively used for clock and power/ground distribution. Further, with the flip-chip assembly technology, the global clock tree can even be put on a single layer of single-chip packages or on the substrates in multichip modules [5] . Since connections between the various layers are made by plated-through holes and vias, it is not simple to achieve uniform electrical parameters on multiple layers. A single-layer clock routing has traces in either the horizontal or vertical direction for ease of design and manufacture. Furthermore, it is easier to adjust a planar clock tree for zero skew and minimal phase delay.
We have developed a CAD tool called automatic clock tree design (ACTD) for practical clock routing. The ACTD system is designed to extend the capabilities of the existing computer aided design tools and provides a convenient environment to CAD users. The ACTD system is divided into general routing, detailed routing, and buffer insertion/ re-routing. In this paper, we consider general routing and detailed routing. The detailed buffer insertion/re-routing algorithm will be presented in a separate paper [1] . This paper is organized as follows: The remainder of this section *This research was supported by a research grant from Airforce F49620-96-1-0341.
Definitions
First, we define basic conventions and terminologies used throughout the paper. A tree is a nonempty collection of vertices (v) and edges (e) that satisfies certain requirements. A vertex is a simple object that can have a name and can carry other associated information; an edge is a connection between two vertices. A path between two vertices in a tree is a sequence of distinct edges. Nodes with no children are called leaves (or terminals, or sinks). Figure 1 shows a simple example of a clock distribution with 4 terminals on the XY coordinates and its topological representation. The nodes in a tree divide themselves into levels; the level of a node is the number of nodes on the path from it to the root. The height of a tree is the maximum level among all nodes in the tree. The common distance function used to measure routing length is the rectilinear or Manhattan distance. For two connections located at positions (a x , a y ) and (b x , b y ), the distance d(a,b) = |a x -b x | + |a y -b y |. The cost of the edge e v is simply its wirelength, denoted by |e v |; this is always at least as large as the Manhattan distance between the endpoints of the edge, i.e., |e v |>d(l(p), l (v) ). The cost of T, denoted by cost(T), is the total wirelength of the edges in T. We denote the set of sink locations in a clock routing instance as S = {s 1 , s 2 , ..., s n }.
A routing topology G is a rooted binary tree with n terminal nodes corresponding to the sinks in S. A clock tree T(G, S) is an embedding of the connection topology in the Manhattan plane, i.e., each internal node v ∈G is mapped to a location l(v) in the Manhattan plane. The root of the clock tree is the source denoted by s o . Any edge between a parent node p and its child q may be identified with the child node, i.e., we denote this edge as e q . A tree is called planar if it can be drawn in the plane without two edges crossing.
If d i denotes the signal delay from clock source s o to sink s i , then the skew of clock tree T is given by skew(T) = max si,sj ∈S |d i -d j |. The pathlength (or linear) and the Elmore delay models are used to compute and optimize the clock tree. The tapping points where the wires come together are very important to good clock net design. These tap- ping points must be carefully chosen to reduce clock skew. The exact computation of the delay of a clock tree is quite difficult. But many algorithms for clock routing use well-defined approximation methods. The first method for determining an initial tapping point location is to ensure that the distance from the root to the leaves in the whole tree is the same. The distance balanced method is implemented by computing the total path distance from tapping point to tapping point to end point, and choosing a tapping point such that the distance will remain the same. Every end point is at the end of a unique path beginning with the root of the clock routing net. This method for determining the initial tapping point seeks to balance the distances of the various unique paths. Under the pathlength delay model, the delay from u to v is the sum of edgelengths in the unique u-v path, i.e.
A second way to find a tapping is to use the loading weight of each branch to determine the relative distance the tapping point should be to each routing point. This algorithm is called the weight balanced method, or more generally called the Elmore delay model. For instance, if node p is more heavily loaded than node q, the tapping point should be located closer to node p. The Elmore delay model is defined as follows: let r and c denote the unit length wire resistance and capacitance, respectively. Then, the wire resistance and capacitance of edge e v are |e v |·r and |e v |·c, respectively. For node v in G, we use T v to denote the subtree of T that is rooted at v, and we use Cap(v) to denote the total capacitance of T v [19] . Then, under the Elmore model the signal delay t(u,v) is defined recursively as
Works of this paper
The clock routing problem on a VLSI chip requires an extremely large computational program with a very large number of rows and columns, too large to be solved even by the column-generating techniques [25] . Based on the distribution of nets, the key idea of the clock routing is that it recursively cuts the area of the chip into smaller and smaller regions, until the routing problem within a region can be handled by the local region routing method. Then, the adjacent regions are successively connected to obtain the clock routing of the whole chip. In the simplest terms, the clock routing problem is to place signal lines on a chip in a nonoverlapping manner, and then connect the sinks on the signal line by mutually noninterfering wires according to a given wiring list. The chip can be thought of as a grid-graph with horizontal and vertical arcs, where the nodes are the potential positions of the pins and the arcs are the places for wires. In this paper, since there are thousands of nodes in the grid-graph, and equally many nets, the routing problem is further divided into a general routing and a detailed routing.
We have developed a CAD tool for practical clock routing. The ACTD system consists of a cutting-line embedding (CLE) routing as a general clock routing, a planar obstacle-avoiding (POA) routing as a detailed clock routing, and buffer insertion/re-routing as shown in Figure 2 . We present a detailed method for developing a planar clock net routing system with the goal of a satisfied bounded skew in delivery.
First, the clock terminals are partitioned into a set of clusters using a top-down partition scheme. For each cluster, a local on-chip clock tree is connected with each other using the CLE routing algorithm. There are three phases in the algorithm: partitioning, terminal-routing & embedding, and avoiding overlappings. Next in the detailed routing step, we have developed new theoretical analyses and heuristics to avoid obstacles, which is the POA routing algorithm, using a changing tapping point scheme. This scheme gives a minimum cost solution to build obstacle-avoiding clock routing, using the algorithm of a changing tapping point. Now, a clock tree can produce almost an equal path length in the randomly well distributed terminals. After that, we insert buffers somewhere into the clock tree.
Therefore, the main issues on these algorithms are to avoid obstacles and to maintain planar routing in a single layer. Clearly, a clock net produced by this algorithm may not be the minimum pathlength if obstacles exist. On the other hand, our approaches heuristically minimize the cost of the planar clock tree. In practice, circuits still operate correctly within some non-zero skew bounds, and so the actual design requirement is for a bounded-skew routing tree. To maintain a bounded skew, buffer insertion is applied for this unbalanced clock tree. The clock signal is then
Page 5 distributed from the main clock driver to each of the local buffers by means of a global clock tree. Buffers are adjusted by the goal of zero skew or bounded skew specified by the user.
Key features of our planar clock tree algorithm are as follows: (i) it always constructs a planar single layer clock tree, (ii) it solves the obstacle-crossing problems, (iii) the path lengths from the clock source to the terminals are almost the same, and (iv) Simulation run time is fast, since both CLE and POA routing algorithms trace the linked tree and find detour wires.
The ACTD system is a CAD tool which processes digital circuit node lists described by design language. Note that physical circuits include various types of obstacles and nodes. In particular, a procedure interpreting node lists, from a node description file (NDF), is a major preprocessing of the ACTD system. A NDF may include the location information of sinks, a source, and obstacles. And it may also include the capacitances of sinks and other digital parameters. The design data in a LEF/DEF can be converted to a NDF format. The interpreter algorithm produces useful information on the basis of the data structures.
The Cutting-Line Embedding (CLE) Routing Algorithm
The basic idea of the cutting-line embedding (CLE) routing algorithm is to find the cutting-lines (or partitionboundaries) of a clock net, to route along the cutting-line, and to find the embedding of internal nodes in a given topology. Hu and Shing proposed a cut-and-paste technique which partitions the area of the chip into global cells such that a hierarchical solution to the global routing problem can be obtained [HS85] . The CLE routing algorithm is inspired by this technique. Note that a planar clock tree intuitively means that a tree can be drawn in a plane without the edges crossing.
Specifically, we first define two cases of the design rule violence for a clock net in order to achieve a planar clock tree. Overlapping and crossing are defined as follows:
• Overlapping: when the distance between two (or more) wires is less than (or equal to) a predefined distance.
• Crossing: when two or more wires have at least one common point. <Algorithm 1. The algorithm for the CLE routing> The CLE routing algorithm is described in Algorithm 1, which includes three procedures. Let T o be a planar clock tree. Given a set of sinks S and a topology G, the CLE routing constructs T o via: (i) a partitioning phase that divides the whole set of endpoints into a hierarchy of smaller groups. As a result of partitioning, T p includes both a set of sink locations and a set of partitioned lines. Secondly, (ii) a terminal-routing & embedding phase that connects sinks by a connection pattern, which will be defined in Section 2.2, determines locations for the internal nodes in T p also by a connection pattern. T r describes the order for connecting a given set of sinks and internal nodes, and (iii) a sweep-up phase that reroutes wires to avoid overlappings. Finally, a planar clock tree, connecting V(t) = S n ∪ V t with a set of edges E(t), can be expressed as T o = (V(t), E(t)), where S n = {s 1 ,s 2 ,...,s n } is a set of nodes, and V t = {t 1 ,t 2 ,...,t n } is a set of tapping points (or branches).
Top-down partitioning
A typical clock net routing problem has many endpoints; practical clock net routing problems include as many as one thousand endpoints. The whole set of endpoints cannot be handled at once. They must be divided into a hierarchy of smaller groups. Therefore, the purpose of partitioning is to divide the large problem into many smaller more manageable ones. The whole design area is first considered a single partition containing all points. It is then divided into two areas, each containing approximately half the original number of points. This process continues until each of the lowest level partitions contain no more than two points.
In general, the partitioning algorithm is a binary search for a horizontal or a vertical cut line, such that the number of endpoints in each sub-partition is as close as possible. If the number of endpoints in each sub-partition is still not balanced, then further partitioning is performed. Given a set of sinks S={s 1 ,s 2 ,...s n } to be partitioned, the cutting-line The set of sinks are then ordered by their x-and y-coordinates. If S is to be partitioned in the X (or Y) direction, then sinks in the first half of the ordered sink set are grouped in the S left (or S bottom ) partition and the rest of the sinks belong to the S right (S top ) partition. Then, the subsets S left and S right (or, S bottom and S top ) can be divided recursively until a partition has only one or two sinks [22] .
Similarly, in the CLE routing, the area of a chip is partitioned into subregions until a subregion contains one or two nodes. Two nodes are connected by an arc in G if the corresponding subregions are adjacent. We shall introduce a way of partitioning the area of a chip into subregions such that we can use the CLE routing algorithm to solve the planar clock tree design. If the area of the chip is already partitioned into a large number of subregions, we can use the same technique to solve the global routing problem. Consider a vertical line in the chip which partitions the area of the chip into left and right regions. We say that the nets in the vertical cutting-line are separated by the vertical line. In this case, the nets can be included in either the left or right region. For the left region, we find a horizontal line. This will cut the left region into a left-top and a left-bottom region. In the same manner, we can cut the right region into a right-top and a right-bottom region. Each region will be cut into smaller regions by vertical and horizontal lines, alternately, until the number of sinks of most nets are less than two in the region.
Let us illustrate the above approach by the example shown in Figure 3 . Two subregions (top and bottom) exist in the left region of circuit (S left ). The top subregion includes s 1 and s 2 , and the bottom subregion includes s 3 and s 4 . Notate cl 0 as the cutting-line of the center of the mass of the two subregions from the equation (3) . In case of having the Y axis cutting-line, this cutting-line should be parallel with the X axis to prevent overlapping the connection from the root to the each middle points. The same rule can be applied to the X axis cutting-line. y cl can be calculated by adding the value of the four Y axes and dividing by 4, as follows, cl 0 = (y 1 +y 2 +y 3 +y 4 )/4. As the result of partitioning, all pins in the clock nets are separated by one or more partitioned lines. Finally, we create a partitioning tree notated by T p , which includes both a set of sink locations and a set of partitioned lines. Figure 3(a) illustrates the result of a top-down partitioning in the CLE routing.
We can represent the successive partitioning as a binary tree, where the root of the binary tree corresponds to the source. The two successors of the root (v 7 ) are the left (v 3 ) node, and the right (v 6 ) node; the two successors of the left node (v 3 ) are the left-top (v 0 ) node, and left-bottom (v 1 ) node, and so on. The small subregions at the end of the partition are called atomic regions, and they correspond to the leaves of the binary tree. For example, the chip shown in Figure  3 (a) is partitioned into four regions, and its corresponding binary tree is shown in Figure 3 (b). We shall call this binary tree the partitioned tree (T p ) of the chip. If the region contains a sink, then the successors of the node are empty. 
Terminal-routing & embedding scheme
Terminal-routing & embedding is a recursive bottom-up algorithm for interconnecting two subtrees, and a practical routing algorithm which can solve crossing problems using only vertical wires and horizontal wires. Repeating the process in a bottom-up fashion will construct a complete clock tree. Given the partitioning tree, T p , the bottom-up routing chooses one connection pattern to connect one or two pins in the atomic regions, and decides exact embeddings of the internal nodes. We use T r to denote the clock tree constructed by the terminal-routing & embedding phase, which describes the order for connecting the given set of sinks and internal nodes. A formal recursive definition of conn(v) follows. If v is a sink s i , then conn(v) = s i . If v is a cutting-line, then conn(v) is one of the HV pattern set which merges a left subtree of v and a right subtree of v.
A. Terminal-routing within a region
By having the locations of two sinks (or one) which are placed in a same atomic region, the connection pattern is classified into seven different types. This collection of connection types is called an HV pattern set by the condition using only vertical and horizontal wires, as shown in Figure 4 . All sinks are represented by squares, and sinks are connected by using vertical and horizontal wires. By using any one of the seven pattern set, the tapping point can be detected easily, which will be discussed in Section 2.3.
The set of an HV pattern considered in this paper, for connecting two points s i (x i ,y i ) and s j (x j ,y j ) by Manhattan distance, is defined as follows: Pattern_set={P S , P H , P V , P DTH , P DTV , P TDH , P TDV } where, P S is a Stand-alone connection with x i = x j , y i = y j . P H is a Horizontal connection with x i ≠ x j , y i = y j . P V is a Vertical connection with x i = x j , y i ≠ y j . P DTH is a DownTop with a Horizontal line, which is a connection x and y (x i < x j , y i < y j ) having a horizontal wire. P DTV is a DownTop with a Vertical line, which is a connection x and y (x i < x j , y i < y j ) having a vertical wire. Specific usage of the two cases can be explained in more detail in later sections. P TDH is a TopDown with a Horizontal line, which is a connection x and y (x i > x j , y i > y j ) having a horizontal wire. P TDV is a TopDown with a Vertical line, which is a connection x and y (x i > x j , y i > y j ) having a vertical wire.
B. Embedding with two subtrees
Now, suppose the sinks in each region have been connected by the HV pattern set. We shall paste all the subtrees of the same net in the adjacent regions together, starting at the bottom of the partition tree, and working towards the root. We determine the middle point of each terminal connection. These two middle points can be used to decide one pattern of the HV pattern set for connecting the adjacent regions. If these two middle points are sinks, the terminal-routing algorithm can be applied. DownTop (or TopDown) includes two different shapes of connections due to the partition-boundary in-between the two middle points to be connected. For example, DownTop with a Horizontal line will be used for the connection of two middle points with a horizontal partition boundry. To interconnect two subtrees with a wire and with almost the same path length of the merged tree, the problem to be solved is the decision of where on the wire the new root of the merged tree will be, such that the delay time from this new root to all leaf nodes is almost equal, i.e., it will be easy to achieve the zero skew(or bounded skew) in the stage of buffer insertion and adjustment of the ACTD system. Even though the simulator, in the stage of buffer insertion/re-routing, will be used to finally determine these locations, the initial placement is still important. Poor initial placement of the tapping points could cause more difficulty later in the process.
The simplest way to choose a tapping point is to use the midpoint between the two routing points to be connected. This method will work well if the two routing points have the same weight. The midpoint is calculated by generating the equation of the line passing through the two routing points. A tapping point is chosen along that line such that the distance between the tapping point and each routing point is the same. The next step of the CLE routing algorithm is to connect two tapping points, t 1~2 for s 1 and s 2 , and t 3~4 for s 3 and s 4 . Notate t 1~2 as the middle point of the two nodes in the top region, and t 3~4 as the middle point of the two nodes in the bottom region. Now, the middle point can be calculated by adding the two Y axes values and dividing by 2, as follows: t 1~2 ((x 1 +x 2 )/2, (y 1 +y 2 )/2) and t 3~4 ((x 3 +x 4 )/2, (y 3 +y 4 )/2).
The root tapping point, t 1~4 , is always located along the line of y cl obtained above. By the method used in partitioning one domain into two subdomains, the length between the each middle point and the cutting-line is almost same, and the root tapping point is always located along the line of the cutting-line. Now, to find the exact root tapping point, two tapping points should be connected to the y cl parallel with Y axis. Then the root tapping point is the middle point between two points which connect the upper and lower middle point to the y cl . By using this formula, a connection pattern can be determined. In this case, a DownTop with a Horizontal line (P DTH ) is needed. Figure 5 shows the initial routing using this algorithm. Let t 1~2 and t 3~4 be the children of node t 1~4 , and let T t1~2 and T t3~4 denote the subtrees of tapping points rooted at t 1~2 and t 3~4 . The construction of the connection from t 1~2 to t 3~4 depends on the locations of t 1~2 , t 3~4 and the cutting-line between them. We seek placements of this connection, which allow T t1~2 and T t3~4 to be connected with minimum length and the planar routing. The values of x-and y-coordinates and the cutting-line are computed and stored for usage in determination of the connection type from an HV pattern set. Finally, this clock tree is constructed by using the HV pattern set of {P DTH , P H , P DTH , P TDH , P V , P TDH , P TDV }.
Sweep-up method to avoid overlapping
In the general routing described previously, the CLE routing achieves an almost equal path length in the circuit of randomly generated sinks. In addition, it guarantees that a clock net has no crossing, which is a planar routing. However, to simplify routing using an HV pattern set, we do not consider overlapping among wires during the initial routing. As we described before, overlapping is defined when two or more wires have a certain distance less than a predefined distance between or among them. The overlapped wires should be rerouted to avoid this overlapping(s). We can easily predict the location of the overlapping and its shape because we use only the seven pattern shape to construct a tree topology as shown in Figure 4 .
Sweep-up method for overlapped wires; we can solve overlapping using a simple sweep-up method including four operations of a move-up, a move-down, a move-left, and a move-right as shown in Figure 6 . In other words, the sweep-up method enables to find the minimum number of bends for a rectilinear edge from point p to q. Let b i (x i , y i ) be a bend point where a bend exists in the rectilinear edge. Figure 6 (a), which is overlapped with its root connection at node q. Overlapped wires are shown as solid. A move-up operation should be used since the edge p and q is placed to the left side of DownTop with a Horizontal line. Figure 7 gives an example of a planar clock tree construction for avoiding overlappings by the CLE routing algorithm for the topology G shown at Figure 3(b) . In this example, four sweep-up operations are required: a move-down shifting for t 1~4 , a move-right shifting for t 7~8 , a move-down shifting for t 5~8 , and a move-left shifting for t 1~8 . Figure 8 shows the performance comparison between the CLE routing and previous works. Even though MMM and RGM construct clock trees with zero skew, these trees can not handle the overlapping problem. The CLE routing algorithm achieves a planar clock tree using only vertical and horizontal wires, while the planar clock tree generated by Min-Max is constructed by using diagonal wires.
The CLE routing algorithm always returns a planar clock tree. This algorithm is very useful since our heuristics are both simple and quick, and solve the overlapping and prevent crossings in a clock net. As the result of the CLE routing algorithm, the clock tree exists as a collection of four different types of objects linked in a tree list structure. The , and buffer elements to represent sinks, edges, tapping points, and buffer insertion, respectively. The data structures of this planar clock tree contain all information necessary to perform the detailed routing, which is described in Section 3. These data structures are composed of node structure, partition structure, and connection structure. The CLE creates a hierarchical tree structure decided by partitionboundaries (or cutting-lines). These trees may be assembled manually by an additional source code, or by externally with a text input file.
The Planar Obstacle-Avoiding (POA) Routing Algorithm
This section proposes wire reconstruction rules if obstacles exist in a routing plane. The planar obstacle-avoiding (POA) routing is to construct detour wires in the presence of obstacles. The POA routing employes heuristic techniques in avoiding obstacles. The process of the relocation of wires is needed because of the CLE routing without considering obstacles. Wires generated by the CLE routing may encounter over obstacles. These obstacle-crossing wires should be relocated to the outside of the obstacles in order to achieve the goal of a planar routing. Note that we assume that all obstacles are rectangular and of a non-overlapped manner.
First, we define a problem to maintain in a planar clock tree with obstacles. The obstacle-crossing can be defined as follows:
• Obstacle-crossing: when any portion of the wire e p which connects any two nodes, or if a tapping point v q is placed over the obstacle region, then we call it an obstacle-crossing. Here, a set of obstacle locations is defined as
Before the process of clean-up, the type of obstacle-crossing should be defined. The obstacle-crossing problem is classified into two categories: (i) no tapping point on the obstacle, and (ii) tapping point(s) on the obstacle. As shown in Figure 1 , the POA routing algorithm examines the existence of the tapping point on obstacles. If there is more than one tapping point, then changing tapping point scheme will be applied. If there is a wire over an obstacle with no tapping point, sweep-up scheme will be applied. The algorithm 2 described below is for the planar clock tree design with avoiding obstacles. A complete planar clock tree, connecting V(t) = S n ∪ V t ′ with a set of edges E(t), can be redefined as T c = (V(t), E(t)), where S n = {s 1 ,s 2 , .. ,s n ) is a set of nodes, and V t ′= {v 1 ′,v 2 ′,...,v n ′} is a set of new tapping points after detouring POA routing algorithm 
Sweep-up scheme for crossed wires without tapping point on the obstacle
The sweep-up scheme finds detour wires, determined by the distance from the crossing wire to two parallel sides of the obstacle. The location for the detouring wire should be the shorter of these two distances. After finding the location for detouring, the crossing line is rerouted using one of the operations of a move-right, a move-left, a move-up, or a move-down along the outside of the obstacle as used in the Section 2.3.
Note that while detouring, it is possible that any wire has already existed exactly at the same location for the new wire to be detoured. In this case, the POA routing tries alternate regions to avoid overlapping with existing wire. After trying every alternate region, the POA routing may not find any detouring direction, then the POA routing relocates the existing neighboring wire to the new position. However, if we need to maintain the zero path length skew, wires are elongated via snaking as necessary. On the other hand, buffer insertion can be also applied for this unbalanced clock tree due to relocation wires.
Type I: Full crossing on an obstacle
One of the cases of obstacle-crossing without a tapping point is a full crossing on an obstacle as shown in Figure 9 . The simple sweep-up scheme is applied. Four bend points, b 1 , b 2 , b3, and b4 are needed for rerouting in this case. Then, a move-up operation is applied instead of move-down because of the requirement of detouring with minimum distance.
Type II: Bend point on an obstacle
Another type of the obstacle-crossing without a tapping point is a bend point on an obstacle as shown in Figure 10 . The simple sweep-up scheme can be used also after finding new bend point. If all bend points around the obstacle have been found, the detour wire should be the connection from b1 to b2 since the connection from b 1 to b 2 is much shorter than the connection from b 1 to b 3 to b 4 , and the number of bends can also be reduced.
Changing tapping point scheme for tapping points on the obstacle
The clock tree generated by the CLE routing may contain another type of a design-rule violence. The algorithm chang- ing tapping point (CTP) is applied to the obstacle having one or more tapping points. If one tapping point exists on the obstacle, the tapping point is moved to the outside of the obstacle along the root wire with a certain amount of distance. Note that as the size of the obstacle becomes larger, the number of tapping points and crossings on the obstacle may exist as more than two. As noted before, here is a brief summary of the CTP approach. It constructs a planar clock tree in four phases.
Phase I) Given a connection topology, it searches all the nodes in the tree. If one tapping point (v j ) has been found on an obstacle. It traces the rest of the tree to find out how many tapping points exist on the same obstacle. If there exists one tapping point, we call this case as a Type III. A Type IV is defined as the number of tapping points as more than one.
Phase II) The tapping point, v j should be relocated to the outside of the obstacle. Four candidate regions, left-, right-, up-and down-side of the obstacle, will be considered. However, Phase II will try to relocate v j into the same region where the root node of v j is located, since it can avoid a long detouring wire and overlapping of the clock net.
Phase III) Now, all the wires generated by Phase II of the relocation of the tapping point should be relocated also. First, the connection between the new tapping point (v j ′) and left node of v j should be rerouted with minimum distance and no crossing over obstacles. Next, the connection between the new tapping point (v j ′) and the right node of v j should also be connected. This process produces more than two bend points for detouring wires.
Phase IV) The new tapping point should be adjusted when it is placed on a bend. A bend can not be a tapping point since tapping points have to have two child nodes (v r, v l ). If a new tapping point is not a branch point, all the connections of the bends are searched to find the actual new tapping point. Another case of adjustment is needed when a detouring wire is overlapped on any existing wire.
Type III: Obstacle with one tapping point For example in Figure 11 , a tapping point v j has a root node (v R ), a left child node (v l ), and a right child node (v r ). The clock tree should be reconstructed to avoid this obstacle-crossing problem, since the CLE routing has connected these three points on an obstacle. Figure 11 shows the steps in the CTP algorithm for detouring one tapping point. In the one tapping point case of the obstacle-avoiding routing, it moves out each tapping point to the outside of the obstacle following the rule of simple sweep-up, until there is no crossing on the obstacle. First, the new-root node(v R ′), new-left node (v l ′), and new-right node (v r ′) can be decided by searching points in-between the boundary of obstacles and each node of v R , v r and v r . Next, new bends should be determined for detouring wires to avoid the obstacle-crossing. Finally, new-root (v R ′) becomes a new tapping point (v j ′). This process creates two bends (b1 and b2) for the connection between the new-tapping point (v j ′) and new-right (v r ′), and two bends (b3 and b4) for the connection of the new-tapping point (v j ′) and new-left (v l ′).
Note that Phase IV is necessary only when the new tapping point (v j ′) is not a branch point. Figure 12(a) shows a subtree having a tapping point (v j ), it is the same shape of the example above in Figure 11 
However, if the distance from v l ′ to v r ′ is shorter than the distance from v R ′ to v r ′, or if there exists any wire routed along the detouring wire (here, the detouring wire between v R ′ and v r ′), then an alternate detouring wire can be used. The detouring wire from v l ′ and v r ′ can reduce the path length and decrease the clock skew. If we take this bend for the new tapping point, we notice that the new tapping point (v R ′) is placed in a bend point, which is not a branch point as shown in Figure 12 (d). Adjusting the tapping point enables to find the right place for the new tapping point. It will be determined as one point on the connections of bends. In this example, v l ′ becomes a new tapping point, v j ′.
Type IV: Obstacle with more than one tapping point The number of tapping points on the obstacle may exist as more than one, and the occurrence of the obstacle-crossing may be increased as the size of obstacle becomes larger. The procedure will be more complicated because all tapping points are needed to be relocated. By using the changing tapping point algorithm for one tapping point described previously, even 2 or more interconnected tapping point problems can be resolved by applying the above algorithm recursively as shown in Figure 13 . All the bends for detouring will be found using the sweep-up scheme. The detouring wire from v j ′ to v k ′ will be shared as shown in Figure 13 (c).
Another case of adjustment is needed when a detouring wire is overlapped on any existing wire. Figure 14 (a) has a wire, e j (the connection between v j ′ and v jr ′) over an obstacle, which is an obstacle-crossing. However, it has nowhere to go. Three possible rerouting paths can be considered as shown in Figure 14 . One way to solve this problem is to route it in-between detouring wires and obstacle boundary. Figure 14(b) shows the wire is located in the left side of the obstacle boundary. It works very well without relocating other wires if the default rerouting distance is large enough. Thus, we assume that the design rule allows this relocation process if there is enough region for rerouting.
However, if we have to keep a certain amount of distance between detouring wires, shifting of existing wires can be used. In this case of keeping the distance, which is one grid line in this example, the existing detouring wires should 
on an obstacle (a) Phase I: find tapping points (b) Phase II: relocate tapping points (c) Phase III: find detour wires The POA routing algorithm returns a planar clock tree with the treatment of the obstacles. Note that both the CLE routing and POA routing can not guarantee optimal tree cost under the path delay model and the Elmore delay model. For a given planar clock tree, the buffer insertion/re-routing algorithm inserts the same number of buffers along every source-to-sink path in the tree, such that both skew and path delay are minimized. The delay calculation is based on the Elmore delay model. Buffers are adjusted by the goal of minimum skew or bounded skew specified by user; thus, this helps to reduce the sensitivity of signal delay and skew due to process variations [1] .
Experimental Results
The CLE routing algorithm and the POA routing algorithm have been implemented on a SUN (Sparc 20) in ANSI C. Both algorithms were tested on various example circuits. Table 2 shows the characteristics of ten example circuits tested by the proposed algorithms. The first five circuits (ckt-1 to ckt-5) include 64, 100, 580, 1270 and 2016 sinks with randomly distributed locations in a 2000 by 2000 layout region; five examples have 110, 100, 100, 215 and 230 randomly generated obstacles respectively. The next five circuits (ckt-6 to ckt-10) include less sinks but more and bigger obstacles, and these five circuits include 64, 256, 290, 512 and 1024 sinks with 55, 88, 200, 156 and 75 obstacles. The fourth column of Table 2 indicates the percentage of obstacle area. For instance, 25% of the obstacle area represents that 1/4 of the total die size is the total area occupied by obstacles. Note that extremely large obstacles and a large percentage of the obstacle area may have many tapping points on obstacles. In this case, the POA routing may not find detour wires. We define this case as a Type V. For example in Figure 14 (a), if there is no way to place the obstacle-crossing wire e j , Phase 4 will fail to adjust this detouring wire. In our experience, simulation results are promising when the percentage of obstacle area is below 35%, and there are no extremely big obstacles. As shown in the fourth column of Table 2 , the range of the obstacle occupation varies from 9.436% up to 32.939%. Table 3 shows the simulation results in terms of total wirelength and run time, for the planar obstacle-avoiding routing algorithm, for various instances and obstacle sizes. All sinks have identical 0.5pF loading capacitance and the per-unit wire resistance and wire capacitance are 16.6mΩ and 0.027fF as used in [CPHKK 97]. We assume that a certain region around obstacles for detour wires is available. Figure 15 illustrates the execution of our algorithms: both the CLE routing and POA routing for ckt-2. Ckt-2 includes 100 sinks (with asterisks at terminal points of the tree) and 100 obstacles (rectangular) as shown in Figure  15 (a). Figure 15(b) shows that the entire routing region is recursively divided into subregions (partition-boundaries of subregions indicated by thick dashed lines) until only one or two sink lies within each subregions. The tree of terminal-routing & embedding is given by straight lines. The root of the clock tree, s 0 , is notated by a triangle in the centerbottom of the die. By applying the first algorithm, the CLE routing algorithm produces a non-planar tree with many overlaps, as shown in Figure 15 (c). The nonplanar clock tree must employ two or more routing layers to finish physical embedding; however, the skew, source-sink path delay, and routability of the clock net become worse. Therefore, as we described above, the POA routing algorithm is applied for constructing the planar clock tree. With a given clock net generated by the CLE routing algorithm, the POA routing generates a planar clock tree using both the changing tapping point technique and a sweep-up scheme recursively. Figure 15(d) shows the planar clock tree constructed by the POA routing for ckt-2. 
Conclusion
We have presented a complete planar clock routing system called ACTD, which is implemented by employing heuristic techniques. The ACTD system is an interactive design tool to extend the capabilities of the existing VLSI physical design tool for practical usage. Our first algorithm, called CLE routing, is implemented to solve the overlapping of clock net routing and prevent the crossing in the clock net, which is a new algorithm to construct a planar clock tree. The second algorithm, called POA routing, reconstructs the clock tree using heuristics, to avoid obstacles with the scheme of changing tapping points. The main contribution of this work is a novel algorithm to construct a planar clock tree, which can be implemented on a single metal layer. We have validated our new techniques experimentally using test circuits. We expect this clock routing algorithm will be widely used for performance enhancement for synchronous VLSI digital systems.
Even though the simulator in the stage of buffer insertion/re-routing of the ACTD will insert and adjust buffers to reduce the skew and delay, the locations of the tapping points are still important. Poor initial locations of the tapping points and the relocation of these tapping points could cause a lot more difficulty later in the process because of the unbalanced clock tree. Future work includes extending the CLE routing and POA routing approach to include well-balanced clock trees, since our current implementation constructs a planar clock routing in the presence of obstacles with allowing the path length skew. Extending our present results to the minimum skew goal presents an intriguing direction for future work.
